

5-BIT REGISTERED TRANSCEIVER

FEATURES

- **25** Ω cut-off bus outputs
- **50** Ω receiver outputs
- Transmit and receive registers with separate clocks
- 1500ps max. delay from CLK1 to Bus Outputs (BUS)
- 1500ps max. delay from CLK2 to Receiver Outputs (Q)
- Individual bus enable pins
- Internal 75KΩ input pull-down resistors
- Voltage and temperature compensation for improved noise immunity
- Industry standard 100K ECL levels
- Extended supply voltage option: VEE = -4.2V to -5.5V
- Available in 28-pin PLCC package


DESCRIPTION

The SY100S891 is a 5-bit registered transceiver containing five bus transceivers with both transmit and receive registers. The bus outputs (BUS0 - BUS4) are specified for driving a 25 ohm bus and the receive outputs $(Q_0 - Q_4)$ are specified for driving a 50 ohm line. The bus outputs have a normal high level output voltage and a normal low level output voltage when the bus enable (BUSEN0 - BUSEN4) is high. However, the output is switched to a cut-off level when a bus-enable is low. This cut-off level is sufficiently low that a relatively high impedance is presented to the bus in order to minimize reflections. There is one bus-enable for each bus driver: a clock (CLK1) which is common to all five bus driver registers; and a separate clock (CLK2) which is common to all five receive registers. Data at the D inputs is clocked to the Bus register by a positive transition of CLK1 and data on the bus is clocked into the Receiver register by a positive transition of CLK2. A high on the Master Reset clears all registers.

PIN NAMES

Pin	Function
BUSEN0-4	Bus Enable Inputs
D0 – D4	Data Inputs
CLK1	Bus Driver Clock Input
CLK2	Receive Register Clock
MR	Master Reset
Q0 – Q4	Bus Receive Outputs
BUS0-4	Bus Outputs

PACKAGE/ORDERING INFORMATION



Ordering Information

Part Number	Package Type	Operating Range	Package Marking	Lead Finish
SY100S891JC	J28-1	Commercial	SY100S891JC	Sn-Pb
SY100S891JCTR ⁽¹⁾	J28-1	Commercial	SY100S891JC	Sn-Pb
SY100S891JZ ⁽²⁾	J28-1	Commercial	SY100S891JC with Pb-Free bar-line indicator	Matte-Sn
SY100S891JZTR ^(1, 2)	J28-1	Commercial	SY100S891JC with Pb-Free bar-line indicator	Matte-Sn


Notes:

1. Tape and Reel.

2. Pb-Free package is recommended for new designs.

28-Pin PLCC (J28-1)

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to $-5.5V$	unless otherwise	spacified: Vcc	- V c c A - G N D
VEE = -4.2 V (0 - 5.5 V)	uniess otherwise	specified, vcc	= V C C A = G N D

Symbol	Parameter	Min.	Тур.	Max.	Unit	Condition		
Vсит	Cut-off Bus Output Voltage	-2200	-2160	-2100	mV	VIN = VIH (Max.) or VIL (Min.)	Loading with 25Ω to $-2.20V$	
Vон	Output HIGH Voltage Bus	-1025	-955	-880	mV	VIN = VIH (Max.) or VIL (Min.)	Loading with	
Vol	Output LOW Voltage Bus	-1810	-1705	-1620	mV		25Ω to $-2.0V$	
Vона	Output HIGH Voltage Bus	-1035	_	_	mV	VIN = VIH (Min.) or VIL (Max.)		
Vola	Output LOW Voltage Bus	—	—	-1610	mV			
Vон	Output HIGH Voltage Receiver	-1025	-955	-880	mV	VIN = VIH (Max.) or VIL (Min.)	Loading with	
Vol	Output LOW Voltage Receiver	-1810	-1705	-1620	mV		50 Ω to –2.0V	
Voha Vola	Output HIGH Voltage Receiver Output LOW Voltage Receiver	-1035 —		 _1610	mV mV	Vin = Viн (Min.) or Vi∟ (Max.)		
Viн	Input HIGH Voltage	-1165	_	-880	mV	Guaranteed HIGH Signal for All Inputs		
VIL	Input LOW Voltage	-1810		-1475	mV	Guaranteed LOW Signal for All	Inputs	
lı∟	Input LOW Current	0.5			μA	VIN = VIL (Min.)		
Ін	Input High Current			150	μA	VIN = VIH (Max.)		
IEE	Power Supply Current	-216	_		mA	Inputs Open		
CIN	Input Pin Capacitance	—	4	_	pF			
Соит	Output Pin Capacitance	_	5	_	pF			

AC ELECTRICAL CHARACTERISTICS

VEE = -4.2V to $-5.5V$	unless otherwise	specified	$V_{CC} = V_{CCA} = GND$
VLL =		Specificu.	

		TA = 0°C		TA = +25°C			TA = +85°C					
Symbol	Parameter	Min.	Тур.	Max.	Min.	Тур.	Max.	Min.	Тур.	Max.	Unit	Condition
tPLH tPHL	Propagation Delay ⁽¹⁾ CLK1 to Bus	600	1000	1500	600	1000	1500	600	1000	1500	ps	
tplh tphl	Propagation Delay ⁽²⁾ CLK2 to Q	500	800	1200	500	800	1200	500	800	1200	ps	
tPLH tPHL	Propagation Delay ⁽¹⁾ BUSEN to Bus	500	800	1200	500	800	1200	500	800	1200	ps	
tPLH tPHL	Propagation Delay ⁽¹⁾ Master Reset to Bus	600	1000	1500	600	1000	1500	600	1000	1500	ps	
tplh tphl	Propagation Delay ⁽²⁾ Master Reset to Q	500	800	1200	500	800	1200	500	800	1200	ps	
ts	Set-up Time Bus Wrt CLK2 D Wrt CLK1	_	_	400 400			400 400	_	_	400 400	ps	
tREL	Master Reset Release Time		—	1000	_	—	1000	_	—	1000	ps	
tн	Hold Time Bus Wrt CLK2 D Wrt CLK1	_	_	400 400			400 400	_	_	400 400	ps	
tr	Output Rise Time Bus ⁽³⁾ Q ⁽⁴⁾	500 300	_	1000 900	500 300		1000 900	500 300	_	1000 900	ps	
tf	Output Fall Time Bus ⁽³⁾ Q ⁽⁴⁾	500 300		1000 900	500 300		1000 900	500 300		1000 900	ps	
tskew	Skew (Maximum difference between slowest and fastest path)		100			100			100		ps	

Notes:


1. Loaded with 25 Ω to –2.0V

2. Loaded with 50 Ω to –2.0 V

3. 25Ω Load

4. 50Ω Load

28-PIN PLCC (J28-1)



MICREL, INC. 2180 FORTUNE DRIVE SAN JOSE, CA 95131 USA

теь + 1 (408) 944-0800 FAX + 1 (408) 474-1000 web http://www.micrel.com

The information furnished by Micrel in this datasheet is believed to be accurate and reliable. However, no responsibility is assumed by Micrel for its use. Micrel reserves the right to change circuitry and specifications at any time without notification to the customer.

Micrel Products are not designed or authorized for use as components in life support appliances, devices or systems where malfunction of a product can reasonably be expected to result in personal injury. Life support devices or systems are devices or systems that (a) are intended for surgical implant into the body or (b) support or sustain life, and whose failure to perform can be reasonably expected to result in a significant injury to the user. A Purchaser's use or sale of Micrel Products for use in life support appliances, devices or systems is at Purchaser's own risk and Purchaser agrees to fully indemnify Micrel for any damages resulting from such use or sale.

© 2006 Micrel, Incorporated.